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ABSTRACT
A phaser is an expressive synchronization construct that uni-
fies collective and point-to-point coordination with dynamic
task parallelism. Each task can participate in a phaser as a
signaler, a waiter, or both. The participants in a phaser may
change over time as dynamic tasks are added and deleted.
In this poster, we present a highly concurrent and scal-
able design of phasers for a distributed memory environment
that is suitable for use with asynchronous partitioned global
address space programming models. Our design for a dis-
tributed phaser employs a pair of skip lists augmented with
the ability to collect and propagate synchronization signals.
To enable a high degree of concurrency, addition and dele-
tion of participant tasks are performed in two phases: a“fast
single-link-modify” step followed by multiple hand-overhand
“lazy multi-link-modify” steps. We show that the cost of
synchronization and structural operations on a distributed
phaser scales logarithmically, even in the presence of con-
current structural modifications. To verify the correctness
of our design for distributed phasers, we employ the SPIN
model checker. To address this issue of state space explosion,
we describe how we decompose the state space to separately
verify correct handling for different kinds of messages, which
enables complete model checking of our phaser design.
1. INTRODUCTION
Synchronization among tasks in task-based programming
models is becoming increasingly important, as noted in an
ExaScale Software Study [1]. Phasers are general barrier-like
synchronization primitives that support dynamic addition
and deletion of tasks. Each task has a choice of participation
modes: signal, wait and signal wait. The tasks registered on
a phaser in signal-only/signal-wait mode are referred to
as signaler tasks, while the tasks registered on the phaser
in wait-only/signal-wait mode are referred to as waiter
tasks.To date the only phaser design available is for shared
memory parallel systems [4, 5]. In this poster, we present a
highly concurrent and scalable design of distributed phasers
for the APGAS model. Our phaser design uses a scalable
distributed protocol with sub-linear time complexity in the
number of participating tasks. We employ automated formal
verification known as model checking to verify correctness of
our design.
2. DESIGN OVERVIEW
In a phaser synchronization round, waiters will be notified
after all signalers have signaled. We achieve this by employ-
ing a pair of distributed skip lists for each phaser: a signal
collection skip list (SCSL) through which signalers propa-
gate their signals to a designated head-signaler, and a signal
notification skip list (SNSL) used to distribute signals from
a designated head-waiter to rest of the waiters. These skip
lists have been augmented with additional edges to support
signal propagation. Figure 1 depicts these augmented skip
lists. Here, we focus on the SCSL, which is the more complex
of the pair.
Figure 1: Phaser synchronization achieved through
the signal collection, i.e., signaler (upper) and signal
diffusion, i.e., the waiter (lower) skip lists. Dotted
edges are regular skip list neighbors, and solid ar-
rows are the signaling edges along with the direction
of flow of signal.
Phaser Creation : To build the SCSL during phaser cre-
ation, we employ the log n-based recursive doubling
algorithm developed by Egecioglu et al. [2] without
wrap-around. In this step, each task in the team ex-
changes information in log n rounds with its hypercube
neighbors; n is the number of tasks in the team.
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Figure 2: Message sequence for eager insertion of a
task inside the SCSL. Here node n3 is async’ed by n1
and gets inserted between n2 and n4. Numbers in
front of message specify the order in which they are
exchanged.
Participant Addition to SCSL : Dynamic addition of a
task into an existing phaser is done using the async
construct [4]. To aid concurrency, adding a participant
into the SCSL is decomposed into two steps:
1. Eager insertion of the async’ed task by the parent
into the lowest link. The message sequence for
eager insertion is shown in Figure 2.
2. Lazy hand-over-hand promotion of the inserted
task to its full participation height.
Participant Deletion from SCSL : Like addition, dele-
tion of a participant task from a phaser is also decom-
posed into multi-step level by level deletions in the
SCSL.
3. COMPLEXITY ANALYSIS
The complexity analysis of signaling and structural modifi-
cations on the SCSL is non-obvious because of the proba-
bilistic structure of skip lists.
Complexity of Signal Aggregation : The expected crit-
ical path length in a skip list from any node to the
root is logarithmic in the number of nodes. Hence, the
expected time complexity taken by a signal from any
participant in the SCSL to reach the designated root
is O(logn), where n is the total number of signalers.
Complexity of Participant Addition : Eager insertion
requires a skip list search (O(logn)) to find the posi-
tion to attach and a constant number of operations to
finalize the insertion. Thus, eager insertion has a time
and message complexity of O(logn).
To determine the complexity of the lazy step, consider
a group of C nodes that are lazily moving up to the
higher levels between two stable nodes.1 With some
simplifying assumptions, we sum up the number of
messages across levels and divide by the total number
of inserted nodes to obtain per node complexity. This
gives a time complexity of O( p
1−p log(C
p
1−p )) where p
the skip list inter-level probability.
Complexity of Participant Deletion : A constant num-
ber of messages are required to delete a single level.
1stable nodes are those that have already reached their final
height.
Deletion of a node involves deletion of O(logn) levels.
The expected message and time complexity of deletion
of a node is O(logn).
4. VERIFYING DISTRIBUTED PHASERS
In the presence of complex communication interactions be-
tween different participating tasks, proof-based reasoning
about the correctness of the phaser protocol is challenging
and error-prone. On the other hand, manually enumerating
all possible interleavings is impossible. In contrast, auto-
mated verification techniques based on model checking hold
promise. We employ state-of-the-art model checker SPIN [3]
for our evaluation. Owing to the complexity of distributed
phaser, SPIN runs out of memory for the straightforward
exploration of a phaser’s state space. To address this issue,
we decompose the state space based on messages to enable
a non-approximate complete model checking of our phaser
design. We implemented the SCSL in PROMELA, the in-
put specification for SPIN, and correctness conditions are
encoded as Linear Temporal Logic (LTL) formulae.
We ran SPIN to verify our protocols on a POWER7 (3.6
GHz) compute node with 32 cores and 256GB RAM. Mem-
ory usage and number of states explored during model check-
ing (with message based decomposition) to verify eager in-
sertion is presented in Figure 1.
Message Mem(GB) States
TUS 135 1.1e10
TDS 23 1.7e9
MURS 10 5.6e8
MULS-1 78 7.4e9
MULS-2 86 6.7e9
MULS-3 50 4.3e9
AT 6 3.1e8
ENSP 1 5.4e7
Table 1: Resource consumption for configurations
based on messages used to model check eager inser-
tion.
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